

A FPGA ARCHITECTURE OF ADDRESS GENERATOR FOR WiMAX DEINTERLEAVER

GOPISETTY MOUNIKA¹, M.SIVADURGA,^{M.Tech}²

¹Student, M.Tech (VLSI DESIGN), SRISUNFLOWER COLLEGE OF ENGINEERING AND TECHNOLOGY, A.P., India.

²Assistant professor & HOD, DEPARTMENT OF ELECTRONICS&COMMUNICATION, SRISUNFLOWER COLLEGE OF ENGINEERING AND TECHNOLOGY, A.P., India.

Abstract— In this project, a low-intracacy and innovative technique is proposed to efficiently implement the address generation circuitry of the 2-D deinterleaver used in the WiMAX transceiver using the Xilinx field-programmable gate array (FPGA). The floor function associated with the implementation of the steps, required for the permutation of the incoming bit stream in channel Interleaver/deinterleaver for IEEE802.16e standard is very difficult to implement in FPGA. A simple algorithm along with its mathematical background developed in this brief, eliminates the requirement of floor function and thereby allows low-complexity FPGA implementation. The use of an internal multiplier of FPGA and the sharing of resources for quadrature phase-shift keying, 16-quadrature-amplitude modulation (QAM), and 64-QAM modulations along with all possible code rates makes our approach to be novel and highly efficient when compared with conventional look-

uptable-based approach. The proposed approach exhibits significant improvement in the use of FPGA resources. Exhaustive simulation has been carried out to claim supremacy of our proposed work. The IEEE802.16 standard, commonly known as WiMAX, is the latest technology that has promised to offer broadband wireless access over long distance. Since 2001 WiMAX has evolved from 802.16 to 802.16d for fixed wireless access, and to the new IEEE802.16e standard with mobility support.

INTRODUCTION

WiMAX is based on the IEEE 802.16 standard for BWA system. IEEE 802.16d, now known as, IEEE802.16-2004 defines fixed BWA (FBWA) in the frequency band of 2 to 11GHz [2]. Amended IEEE802.16e adds mobility support to IEEE 802.16 and defines standard for mobile BWA (MBWA) in the frequency band 2 to 6GHz. Typical data rate in IEEE802.16e is 5

Mbps with bandwidth 1.25 to 20 MHz. Both IEEE 802.16-2004 and IEEE 802.16e permit Non Line

of Sight (NLOS) connectivity [3].

Orthogonal Frequency Division Multiplexing (OFDM)

[3] technique offers promising solution that has gained tremendous research interest in recent years due to its high transmission capability and also for

alleviating the adverse effects of Inter Symbol Interference (ISI) and Inter Channel Interference (ICI). In an OFDM system, the data is divided into multiple parallel substreams at a reduced rate, and each is modulated and transmitted on a separate orthogonal subcarrier. This increases symbol duration and improves system robustness [4]. OFDM is achieved by providing multiplexing on users' data streams on both uplink and downlink transmissions. OFDM is the fundamental building block of the IEEE 802.16 standard.

Interleaving plays a vital role in improving the performance of Forward Error Correction (FEC) codes in terms of Bit Error Rate (BER). Interleaving is the process to rearrange code symbols so as to spread burst of errors into random like errors and thereafter FEC techniques could be applied to correct them. In conventional block interleaver [5], the bits received from the encoder are stored row wise in the interleaver's memory and read column wise. WiMAX uses a special type of block

interleaver in which the Interleaver Depth (ID) and pattern vary depending on the code rate and modulation type.

BROADBAND wireless access (BWA) is continuously becoming a more challenging competitor to the conventional wired last mile access technologies [1]. IEEE has developed standards for mobile BWA (IEEE 802.16e) popularly referred to as mobile WiMAX [2]. The channel interleaver employed in the WiMAX transceiver plays a vital role in minimizing the effect of burst error. In this brief, a novel, low-complexity, high-speed, and resource-efficient address generator for the channel deinterleaver used in the WiMAX transceiver eliminating the requirement of floor function is proposed. Very few works related to hardware implementation of the interleaver/deinterleaver used in a WiMAX system is available in the literature. The work in [3] demonstrates the grouping of incoming data streams into the block to reduce the frequency of memory access in a deinterleaver using a conventional look-up table (LUT)-based CMOS address generator for WiMAX. Khater *et al.* [4] has described a hardware description language (VHDL)-based implementation of address generator for IEEE 802.16e channel interleaver with only a $1/2$ code rate. In [5], the authors have described a finite-state machine (FSM)-based address generator of the same interleaver for all permissible code rates and modulation

schemes. Both [4] and [5] are tested on the field-programmable gate array (FPGA) platform.

PROPOSED TECHNIQUE

Out of all the 2D realization of WiMAX channel interleaver for efficient hardware implementation and Novel design of address generator for WiMAX multimode interleaver using FPGA based finite state machine, 2D realization of WiMAX channel interleaver for efficient hardware implementation has mathematical limitations. Whereas Novel design of address generator for WiMAX multimode interleaver using FPGA based finite state machine incorporate random code rates with hardware efficient. In upcoming section we have results and discussion with final conclusion on this project.

In this project, a novel, low-complexity, high-speed, and resource-efficient address generator for the channel deinterleaver used in the WiMAX transceiver eliminating the requirement of floor function is proposed. As compared with the complicated and lengthy expressions, particularly for 16-QAM and 64-QAM, due to the 2-D translation, a compact and user-friendly mathematical representation and subsequent algorithm is proposed.

LITERATURE REVIEW


1. Address Generator for High Performance WiMAX Deinterleaver:

The main aim of this project is to generate the address generation circuitry of Deinterleaver used in the WiMAX transceiver using the Xilinx Field Programmable Gate Array (FPGA). The floor function associated with the implementation of FPGA is very difficult in IEEE 802.16e standard. So we eliminate the requirement of floor function by using a simple mathematical algorithm. Some modulations like QPSK, 16-QAM and 64-QAM along with its code rates make our approach to be novel and highly efficient.

2. An Improved LUT Based Reconfigurable Multimode Interleaver for WLAN Application:

IEEE 802.11 based wireless LAN is considered to be the most prevailing broadband indoor networking technology. Fast spread of wireless data communication systems and the ever increasing demand for faster data rates require quick design, implementation and test of new wireless algorithms for data communications. In this paper we present a novel improved technique to model the multimode interleaver used in IEEE 802.11a and IEEE 802.11g based WLAN in VHDL using Xilinx ISE.

SIMULATION RESULTS

FORQPSK,CODERATE=0,Ncpbs=64**FORQPSK,CODERATE=234,Ncpbs=384**[illegible]

embedded memory, i.e., blocks RAM, to further reduce thememoryaccess time.

In this paper, proposed a novel algorithm along with its mathematical formulation, including proof for address generation circuitry of the WiMAX channel deinterleaver and interleaver supporting all possible code rates and modulation patterns as per IEEE 802.16e. The proposed algorithm is converted into an optimized digital hardware circuit. The hardware is implemented on the Xilinx ISE 12.3 using Verilog. Comparison four proposed work with a conventional LUT based method and also with a recent work shows significant improvement on resource utilization and operating frequency.

In future, we can implement the WiMax transceiver with higher modulation techniques. The LUTs will

1. W. Konhauser, "Broadband wireless access solutions: Progressive challenges and potential value of next generation," *Wireless Pers. Commun.*, vol. 37, no. 3/4, pp. 243–259, May 2006.
2. B. Li, Y. Qin, C. P. Low, and C. L. Gwee, "A survey on mobile WiMAX," *IEEE Commun. Mag.*, vol. 45, no. 12, pp. 70–75, Dec. 2007.
3. Y. N. Chang and Y. C. Ding, "A low cost dual mode interleaver design," in *Proc. Int. Conf. Consum. Electron.*, 2007, pp. 1–2.
4. A. A. Khater, M. M. Khairy, and S. E. D. Habib, "Efficient FPGA implementation for the IEEE 802.16 interleaver," in *Proc. Int. Conf. Microelectron.*, Marrakech, Morocco, 2009, pp. 181–184.
5. B. K. Upadhyaya, I. S. Misra, and S. K. Sanyal, "Novel design of address generator for

WiMAX multimode interleaver using FPGA based finite state machine,” in Proc. 13th Int. Conf. Comput. Inf. Technol., Dhaka, Bangladesh, 2010, pp. 153–158.

6. R. Asghar and D. Liu, “2D realization of WiMAX channel interleaver for efficient hardware implementation,” in Proc. World Acad. Sci. Eng. Technol., Hong Kong, 2009, vol. 51, pp. 2529.

7. M. N. Khan and S. Ghauri, “The WiMAX 802.16 physical layer model,” in Proc. IET Int. Conf. Wireless, Mobile Multimedia Netw., Mumbai, India, 2008, pp. 117–120.

8. J. G. Andrews, A. Ghosh, and R. Muhamed, Fundamentals of WiMAX: Understanding Broadband Wireless Networking. Upper Saddle River, NJ, USA: Prentice-Hall, 2007, ch. 8.

9. Local and Metropolitan Networks Part 16: Air Interface for Fixed Broadband Wireless Access Systems, IEEE Std. 802.16-2004, 2004.

10. Xilinx Spartan3 FPGA Family: Complete Data Sheet, Xilinx, Inc., San Jose, CA, USA, 2012.