# Limited Switches and DC Sources in HybridSymmetricalCascadedMultilevelInverter

C. REVATHI, Y. SAI SUNIL Electrical and Electronics Engineering Department, Anantha Lakshmi Institute of Technology and Sciences, Anantapur, Andhrapradesh-515721.

#### Abstract

Research inseveral new topologies of Multilevel inverter (MLI) has been carried outrapidly day by day. Recently several topologies have been introduced achieving higher levels with reduced device counsand DC sources .In this paper a new hybrid symmetric MLI is proposed .This topology has reduced number of controlled switches, Dc sources and numbers of capacitors which are very less compared to all the conventional topologies existed before. It reduces cost,size,complexity and hence enhances inverter efficiency.

Keywords: Symmetric MLI, Asymmetric MLI ,Hybrid topology, THD, ModulationIndex(MI)

#### INTRODUCTION

AstheMLI has less THD and less switching losses it receives demanding popularity in terms of topology and in control scheme in the field of medium voltage, high power Dc/Ac conversion system[1]. The traditional MLIs are of various types and many of the literature are published with respect to their advantages and disadvantages [2]. Amongall the existing topologies cascaded Multilevel inverter(CMLI)is popular because of its simplicity but it requires a number of isolated Dc sources[3].On the basis of the Dc source voltages the CMLI are of two types i.e Symmetrical MLI and AsymmetricalMLI[4].Fromlastfewyearsdifferenttopologies have been developed by utilizing unidirectional and bidirectional switches [5]-[7]. Though by the implementation of asymmetrical MLI the number of levels increases giving reduced THD ,asymmetric converter is not really appreciated because they are not suitable forhigh voltage industrial

application for its variable DC sources. [8]-[9]. However the

proposedtopologycanbehybridizedfurtherto achievehigher levels[10]- [11].

#### RESEARCHMETHOD

#### A. ExistingTopology

Ithastwovoltagesources V<sub>1</sub>and V<sub>2</sub>alongwithtwo capacitors C<sub>1</sub> and C<sub>2</sub>which act like voltage divider circuit[6]. If the values of V<sub>1</sub> =V<sub>2</sub>it is treated as symmetrical otherwise asymmetrical. Existing Topology produces 7/9/11 levels with certain voltage combinations [10].



Figure1:ExistingTopology

For7levelasymmetrical  $V_1=2V$ ,  $V_2=V$  and  $V_{dc}=V$ . For 9 level symmetrical  $V_1=V_2=V$ . For11 level asymmetrical  $V_1=4V$ ,  $V_2=V$  in this existing topology.

# **Dogo Rangsang Research Journal ISSN: 2347-7180**

#### B. ModifiedTopology

ExistingTopologyproducesupto 11 levels and higher levels have not been achieved with this topology .Hence to achieve

higherlevels(i.e13<sup>th</sup>and17<sup>th</sup>) modified Topologyhasbeen proposed. Withincrease in number of levels THDhad been reduced significantly in asymmetrical configuration. However his modified topology also achieve 9levels in symmetrical configuration.



Figure2: Modified Topology

#### Table1:SwitchingStates

1 3 Levels		17 Levels			
Output	Conducting switches	Conducting Diodes	Output	Conducting switches	Conducting Diodes
Var	\$5,\$2,\$8	D1,D4	Y4	S5, S1, S6	D1,D4
2Vá:	S6, S4, S8	D5,D6	2V <sub>dc</sub>	S1, S2, S6	NIL
3Vdc	S5, S6, S8	D1,D4,D5,D8	3Vdc	Sg, S4 , S6	D5,D8
4Vác	Ss, S4, S3	NIL	4V <sub>dc</sub>	Ss., S5., S6	D1,D2,D3,D4
5Vác	Sg., S5., S3	D1,D4	5V <sub>dc</sub>	S1, S6, S0	D5,D8
6Vàc	Ss , St , Ss	NIL	6Vdc	Sg, S4, S3	NIL
0	S1, S3, S1	NIL	7V <sub>dc</sub>	Ss., S5., S3	D1,D4
-Vá:	\$5,\$3,\$7	D2,D3	8Vdc	Sc, S1, S3	NIL
-2Vat	Sr, S1, S6	D7,D6	0	S1, S2, S3	NIL
-3Véc	S5, S6, S7	D7,D6,D2,D3	- Vác	S7, S3, S5	D2,D3
-4Vác	S2, S1, S7	NIL	-2Véc	\$7, \$3, \$4	NIL
-5Véc	S2 , S5 , S7	D2,D3	-3Véc	S6, S1, S1	D7,D6
-6Vác	\$2, \$4, \$7	NIL	4Véc	S6., S5., S7	D2,D3,D7,D6
X	x	x	-5Vác	\$7, \$6, \$4	D7,D6
X	х	x	-6Vác	S2, S1, S1	NIL
X	X	x	-7Véc	Sz, Sz, S5	D2,D3
x	X	x	-\$Vdc	S1, S4, S7	NIL

Themodified topologyproduces as mentioned in table 1. This section of the paper represents various switching states of proposedasymmetricalcascadedMLI.ItshowsV1=V/2,  $V_2$  Where  $V_{dc} = V/4$  to generate 13 levels and V = V,

1

 $V_2=3V$  where V dc =V/2, to generate 17 levels. This section also explains binary configuration where one source voltage valueisdoublethevalueofotherandtrinarywhere one source voltage value is thrice the value of other source voltage.

## **UGC Care Journal** Vol-10 Issue-03 No. 01 March 2020

## C. HybridTopology

Two or more basic units can be added as shown in fig.3 to achieve higher levels. The switching states of the topology has been represented in Table 2.It represents the symmetrical configuration where all the source voltages are same in magnitude.V1=V2=V and Vdc=V/2.In his case all he voltage sources are equal in magnitude giving symmetrical configuration of cascaded multilevel inverter.



Figure3:HybridTopology

#### Table2:SwitchingStates

Outputvoltages	Conductingswitches
Vdc	S5,S8,S2,S44,S88,S22
2Vdc	S <sub>8</sub> ,S <sub>4</sub> ,S <sub>44</sub> ,S <sub>88</sub> ,S <sub>22</sub> ,S <sub>3</sub>
3Vdc	S5,S8,S44,S88,S22,S3
4Vdc	S <sub>8</sub> ,S <sub>1</sub> ,S <sub>44</sub> ,S <sub>88</sub> ,S <sub>22</sub> ,S <sub>3</sub>
5Vdc	S <sub>8</sub> ,S <sub>11</sub> ,S <sub>55</sub> ,S <sub>88</sub> ,S <sub>22</sub> ,S <sub>3</sub>
6Vdc	S <sub>8</sub> ,S <sub>1</sub> ,S <sub>44</sub> ,S <sub>88</sub> ,S <sub>33</sub> ,S <sub>3</sub>
7Vdc	S <sub>8</sub> ,S <sub>1</sub> ,S <sub>55</sub> ,S <sub>88</sub> ,S <sub>33</sub> ,S <sub>3</sub>
8Vdc	$S_{8}, S_{1}, S_{11}, S_{88}, S_{33}, S_{3}$
0	S4,S8,S2,S44,S88,S22
-Vdc	S <sub>5</sub> ,S <sub>7</sub> ,S <sub>3</sub> ,S <sub>11</sub> ,S <sub>77</sub> ,S <sub>33</sub>
-2Vdc	S <sub>1</sub> ,S <sub>7</sub> ,S <sub>2</sub> ,S <sub>11</sub> ,S <sub>77</sub> ,S <sub>33</sub>
-3Vdc	S <sub>5</sub> ,S <sub>7</sub> ,S <sub>2</sub> ,S <sub>11</sub> ,S <sub>77</sub> ,S <sub>33</sub>
-4Vdc	S4,S7,S2,S11,S77,S33
-5Vdc	S4,S7,S2,S55,S77,S33
-6Vdc	S4,S7,S2,S11,S77,S22
-7Vdc	S4,S7,S2,S55,S77,S22
-8Vdc	S4,S7,S2,S44,S77,S22

# **Dogo Rangsang Research Journal** ISSN: 2347-7180

A MLI produces a stepped output voltage by additive or subtractivecombinationofinputDCsourcevoltages.Thusthe voltage wave form consists of multiple levels with both positive and negative polarities. The proposed topology canbe applied in higher voltage application by reducing the problem of voltage stress across the switch.

## D. EquationsForHybridTopology

IfN=No.oflevels,

Totalnumberofcontrolledswitchesrequired=(N-1)	(1	.)
---	----	----

Total	numbers	of	diodes	required=(5/4)	х	(N-1)
(2)						

TotalnumberofDCsourcesrequired=(1/4)x(N-1) (3)

Total number of capacitors required=(1/2) x (N-1) (4)

## MATLABSIMULATION

#### A. MODIFIEDTOPOLOGY



Figure4:(a)Outputvoltageandcurrentfor13level



Figure4:(b)Outputvoltageandcurrentfor17level

ThelevelshavebeensimulatedinMATLAB13version.The output voltage and current are obtained as mentioned in

# UGC Care Journal Vol-10 Issue-03 No. 01 March 2020

fig.4.Asthenumberoflevelsincreasesduetounsymmetrical voltagecombinationthewaveformsbecomemoresinusoidal reducing THD.Load is RL load having R=10 $\Omega$  and L=25mHwhere carrier frequency is 10KHz.

CarrierFrequency in KHz	I <sub>THD</sub> (13level)	I <sub>THD</sub> (17level)
1	1.91	1.1
3	1.45	0.98
5	1.05	0.91
7	0.94	0.82
10	0.81	0.74

## B. HybridTopology

Same load is also connected with the hybrid topology in symmetricalconfiguration. The esults are obtained as shown in fig. 5. Fig. 6 and Fig.7 represents the voltage and current THD of the hybrid topology.







(b)

Figure5:OutputvoltageandcurrentinR-LoadandFig.5(b) Output voltage and current in RL-Load

# **Dogo Rangsang Research Journal** ISSN: 2347-7180



Figure6(a):VoltageTHD



Figure6(b):Current THD

#### Table4.CarrierFrequenciesvsTHDs

Carrier frequency in KHz	V <sub>O/P</sub> in Volt	I <sub>O/P</sub> in Ampere	V <sub>THD</sub>	I <sub>THD</sub>
1	37.29	2.93	7.05	1.61
3	37.5	2.91	7.81	1.34
5	37.67	2.96	8.15	0.96
7	37.68	2.95	9.2	0.76
10	38	2.94	7.27	0.61

The Table4.represents that with increase incarrier frequencies the output voltage and current remain nearly same but the voltage THD increases and current THD reduces. Therefore more sinusoidal current waveform has been achieved.

MODULATION	V <sub>THD</sub>
INDEX	
0.6	13.5
0.7	11.7
0.8	9.8
0.9	8.4
1	7.27

## UGC Care Journal Vol-10 Issue-03 No. 01 March 2020

It has been observed that in a same carrier frequency the voltage THD reduces as we go on increasing the Modulation Index.



Figure7(a):V<sub>THD</sub>andI<sub>THD</sub>vsCarrier Frequencies



Figure6(b):V<sub>THD</sub>vsModulation Index

## CONCLUSION

In this paper a hybrid topology and again how it can be analyzed has been discussed. The hybrid topology has been compared with other topologies mentioned in the literature survey.Ithasbeenconcludedthatwithotherexisted

topologies it has less number of DC sources and semiconductor switches to achieve the same level. Also it has been observed that with increase in levels THD reduces. For same carrier frequency and same load with increase in Modulation index THD also reduces. These features are remarkable in hybrid topology. However this topology can be tested in unsymmetrical condition also.

#### REFERENCES

[1] Rodriguez, J., Bernet, S., Wu, B., Pontt, J.O., Kouro, S.: "Multi levelvoltagesourceconvertertopologies for industrial mediumvoltagedrives", *IEEE trans. Ind. Electron*,

# Dogo Rangsang Research Journal ISSN : 2347-7180

2007,54,(6),pp2930-2945.

- [2] José Rodríguez, Jih-ShengLai, And Fang ZhengPeng, " Multilevel Inverters: A Survey Of Topologies, Controls, And Applications", *IEEE Transactions On Industrial Electronics*, Vol. 49, No. 4, August 2002.
- [3] De,S.,Banerjee,D.,Sivakumar,K.,Gopakumar,K.,Ramchan d,R.Patel,C.:'Multilevel inverter for low power application',*IET Power Electron.*,2011,4,(4),pp. 384-392.
- [4] ShalchiAlishan, R., Nazarpour, D., Hosseini, S.H., Sabahi, M.: "Noveltopologies for symmetric, asymmetric and cascaded switched-diodemultilevel converter with minimum number of power electronic componts", *IEEE Trans. Ind. Electron.*, 2014, 61, (10), pp. 5300-5310.
- [5] Mokhberdoran, A., Ajami, A.: "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology", *IEEETrans. Power Electron.*, 2014, 29, (12), pp. 6712-6724.
- [6] Babaei,E.Hossini,S.H.,Gharehpetian,G.B.,Haque,M.T., Sabahi,M.:"Reductionofdcvoltagesourcesand switches in asymmetrical multilevel converters using a novel topology.",*J.Electr.Power Syst.Res.*,2007,77,(8),pp.1073-1085.
- [7] Gupta ,K.K.,Jain,S.:"Topology for multilevel inverters to attain maximum number of levels from given DC sources",*IET Power Electoro*.,2012,5,(9),pp.1748-1753
- [8] Abdul Halim Mohamed Yatim, and Ehsan Najafi,Designand Implementation f a New Multilevel Inverter Topology, *IEEE transactions on industrial electronics*, vol. 59, no. 11, november 2012.
- [9] G. Prakash M., et al., "A new multilevel inverter with reduced number of switches," *International journal of PowerElectronicsandDrivessystem*,vol/issue:5(1), pp.63-70,2014.
- [10] ShivamprakashGautam,Lalit Kumar, ShubhrataGupta,'Hybrid topology of symmetrical multilevel inverter using less number of devices',*IET Power Electron.*,2015,8,(11),pp.2125-2135.
- [11] Lipika Nanda, A. Dasgupta, U. K. Rout ,"A Comparative Studies of Cascaded Multilevel Inverters Having Reduced Number of Switches with R and RL-Load", International journal of Power Electronics and Drives system Vol. 8, No. 1, March 2017, pp. 40~50